SlideShare a Scribd company logo
DLD lab 4
Digital Logic and
Design
F. Ansari
Lab. No. 5
Objective:
To perform operation of NAND gate according to NAND gate truth table
using IC 74LS00
Apparatus:
1. IC 74LS00
2. Wires
3. Cutter
4. AM 2001 Trainer
Integrated Circuit (IC):
AM Trainer 2001:
74LS00
Truth Table of OR gate:
Truth table
Inputs Output
A B C = A . B
0 0 1
0 1 1
1 0 1
1 1 0
Procedure:
1. I took wires and cut them with the help of cutter.
2. I connect the IC on the breadboard.
3. I took a wire (white) and connect it at 7 pin and grounded it.
4. I connect two wires (Orange and blue) at pin 1 and 2 and connected it to switches S2
and S3.
5. Then I connected one end of brown wire with pin 3 to get output and other end with
LED (l4)
6. Then we give power supply through pin 14 with the help of another wire (green) which
is +5V
7. Now we started giving inputs through switches S2 and S3 respectively.
8. Firstly, we give 1 input to switch S2 and 0 input to switch S3, and as a result we get LED
(L4) turn on, which indicates that we get output 1.
9. Secondly, we give 0 input to switch S2 and 1 input to switch S3, and as a result we get
LED (L4) turn on, which indicates that we get output 1.
10. Thirdly, we give 1 input to switch S2 as well as 1 input to switch S3, and as a result we
get LED (L4) turn on, which indicates that we get output 0.
11. At the end, we give 0 input to switch S2 as well as 0 input to switch S3, and as a result
we get LED (L4) remains turn off, which indicates that we get output 1.
Result:
Hence I verified the truth table of NAND gate using IC 74LS00.

More Related Content

DOCX
Digital logic and design's Lab 3
PDF
Sajib 201-15-3773-encoder
PPTX
Two Bit Adder
PPTX
Digital Logic Design basic gate and Logic Probe
PPTX
Security System Using XOR gate NOR gate.
DOCX
Or gate
DOCX
Experimentdsd[1]
PDF
Rebooting Computing chalkwell
Digital logic and design's Lab 3
Sajib 201-15-3773-encoder
Two Bit Adder
Digital Logic Design basic gate and Logic Probe
Security System Using XOR gate NOR gate.
Or gate
Experimentdsd[1]
Rebooting Computing chalkwell

What's hot (20)

PPT
Semiconductor Devices Class 12 Part-4
PPT
Arduino Hackday: Rebooting Computing
DOCX
Lab no 4
DOCX
Report on-the-logic-gates
DOCX
Security System using XOR & NOR
DOCX
Physics Investigatory project Class 12 Logic Gates
PPTX
Digital object counter (group 12)
DOCX
logic gates using IC cbse class 12
DOCX
Object counter
PDF
Encoder
PDF
Build your own electronics lab
DOCX
DESIGN OF CIRCUIT DEBITS THE GIVEN VALUE TO THE DEFAULT VALUE WITH COST ANAL...
DOCX
Physics investigatory project
DOCX
verification of logic gates cbse class 12
PPTX
#5 logic probe
PDF
Ee 202 chapter 1 number and code system
PDF
Boolean algebra
ODT
Logic Gates Class 12
PPTX
Digital Logic Gates and RAID Explained v1.3
PPTX
Unit-1 Digital Design and Binary Numbers:
Semiconductor Devices Class 12 Part-4
Arduino Hackday: Rebooting Computing
Lab no 4
Report on-the-logic-gates
Security System using XOR & NOR
Physics Investigatory project Class 12 Logic Gates
Digital object counter (group 12)
logic gates using IC cbse class 12
Object counter
Encoder
Build your own electronics lab
DESIGN OF CIRCUIT DEBITS THE GIVEN VALUE TO THE DEFAULT VALUE WITH COST ANAL...
Physics investigatory project
verification of logic gates cbse class 12
#5 logic probe
Ee 202 chapter 1 number and code system
Boolean algebra
Logic Gates Class 12
Digital Logic Gates and RAID Explained v1.3
Unit-1 Digital Design and Binary Numbers:
Ad

Viewers also liked (20)

DOCX
Chapter 5: Names, Bindings and Scopes (review Questions and Problem Set)
DOCX
Introduction to Computer theory (Automata Theory) 2nd Edition By Denial I.A. ...
PDF
Prefix and suffix of open gl
PDF
Linear combination of vector
DOCX
Manual of JAVA (more than Half)
DOCX
Applications of Image Processing
PDF
Scaling
DOCX
Javadocx j option pane
PDF
Summary of Simultaneous Multithreading: Maximizing On-Chip Parallelism
DOCX
JAVA Manual remaining
PDF
Raster images (assignment)
DOCX
Cohen sutherland algorithm
PPTX
Templates
PDF
Tomasulo Algorithm
DOCX
Chapter 4: Lexical & Syntax Analysis (Programming Exercises)
DOCX
Mission statement and Vision statement of 3 Different Companies
PPTX
Implementation & Challenges of IPv6
PDF
IPv6 Implementation challenges
DOCX
DLDLab 8 half adder
PDF
Graphic display devices
Chapter 5: Names, Bindings and Scopes (review Questions and Problem Set)
Introduction to Computer theory (Automata Theory) 2nd Edition By Denial I.A. ...
Prefix and suffix of open gl
Linear combination of vector
Manual of JAVA (more than Half)
Applications of Image Processing
Scaling
Javadocx j option pane
Summary of Simultaneous Multithreading: Maximizing On-Chip Parallelism
JAVA Manual remaining
Raster images (assignment)
Cohen sutherland algorithm
Templates
Tomasulo Algorithm
Chapter 4: Lexical & Syntax Analysis (Programming Exercises)
Mission statement and Vision statement of 3 Different Companies
Implementation & Challenges of IPv6
IPv6 Implementation challenges
DLDLab 8 half adder
Graphic display devices
Ad

Similar to Digital logic and design's Lab 4 nand (20)

DOCX
Dld (lab 1 & 2)
PPTX
Automatic Room Lock And Lights Off Circuit
PDF
Assignment#7b
PDF
Traffic_Light_Four_Way. using 555 timer ic
DOCX
Physics logic gates 2
PPT
PPT
Chapter04.ppt
DOCX
Deld lab manual
PDF
Logic gate tester for IC's ( Digital Electronics and Logic deisgn EE3114 )
PDF
2th year iv sem de lab manual
PDF
Assignment#4b
DOCX
Digital Clock Using Logic Gates
PPTX
Introduction to Integrated Circuits
PDF
Assignment#4a
DOCX
PPT
PIC Microcontroller
DOC
Mcsl 17 ALP lab manual
PPTX
Differenttypesofcircutsindigitalliteracy.pptx
PPTX
assignment_mathematics.pptx
PPTX
Remote Controlling of Home Appliance
Dld (lab 1 & 2)
Automatic Room Lock And Lights Off Circuit
Assignment#7b
Traffic_Light_Four_Way. using 555 timer ic
Physics logic gates 2
Chapter04.ppt
Deld lab manual
Logic gate tester for IC's ( Digital Electronics and Logic deisgn EE3114 )
2th year iv sem de lab manual
Assignment#4b
Digital Clock Using Logic Gates
Introduction to Integrated Circuits
Assignment#4a
PIC Microcontroller
Mcsl 17 ALP lab manual
Differenttypesofcircutsindigitalliteracy.pptx
assignment_mathematics.pptx
Remote Controlling of Home Appliance

More from Farwa Ansari (9)

PDF
Energy Harvesting Techniques in Wireless Sensor Networks – A Survey
PPTX
Micro-services architecture
PDF
Software Design Patterns - An Overview
PDF
Optimizing the memory management of a virtual machine monitor on a NUMA syste...
PDF
Fault Tolerance Typed Assembly Language - A graphical overview
PDF
Comparative Analysis of Face Recognition Methodologies and Techniques
PDF
Business plan of a software house
PPTX
Memory Hierarchy Design, Basics, Cache Optimization, Address Translation
PPTX
Hacking and Hackers
Energy Harvesting Techniques in Wireless Sensor Networks – A Survey
Micro-services architecture
Software Design Patterns - An Overview
Optimizing the memory management of a virtual machine monitor on a NUMA syste...
Fault Tolerance Typed Assembly Language - A graphical overview
Comparative Analysis of Face Recognition Methodologies and Techniques
Business plan of a software house
Memory Hierarchy Design, Basics, Cache Optimization, Address Translation
Hacking and Hackers

Recently uploaded (20)

PPTX
202450812 BayCHI UCSC-SV 20250812 v17.pptx
PDF
A GUIDE TO GENETICS FOR UNDERGRADUATE MEDICAL STUDENTS
PPTX
Pharma ospi slides which help in ospi learning
PDF
Classroom Observation Tools for Teachers
PDF
FourierSeries-QuestionsWithAnswers(Part-A).pdf
PPTX
Tissue processing ( HISTOPATHOLOGICAL TECHNIQUE
PPTX
Final Presentation General Medicine 03-08-2024.pptx
PDF
RTP_AR_KS1_Tutor's Guide_English [FOR REPRODUCTION].pdf
PDF
01-Introduction-to-Information-Management.pdf
PDF
grade 11-chemistry_fetena_net_5883.pdf teacher guide for all student
PDF
2.FourierTransform-ShortQuestionswithAnswers.pdf
PPTX
Orientation - ARALprogram of Deped to the Parents.pptx
PDF
Chinmaya Tiranga quiz Grand Finale.pdf
PPTX
IMMUNITY IMMUNITY refers to protection against infection, and the immune syst...
PDF
VCE English Exam - Section C Student Revision Booklet
PDF
Black Hat USA 2025 - Micro ICS Summit - ICS/OT Threat Landscape
PDF
Abdominal Access Techniques with Prof. Dr. R K Mishra
PDF
Computing-Curriculum for Schools in Ghana
PDF
A systematic review of self-coping strategies used by university students to ...
PPTX
Lesson notes of climatology university.
202450812 BayCHI UCSC-SV 20250812 v17.pptx
A GUIDE TO GENETICS FOR UNDERGRADUATE MEDICAL STUDENTS
Pharma ospi slides which help in ospi learning
Classroom Observation Tools for Teachers
FourierSeries-QuestionsWithAnswers(Part-A).pdf
Tissue processing ( HISTOPATHOLOGICAL TECHNIQUE
Final Presentation General Medicine 03-08-2024.pptx
RTP_AR_KS1_Tutor's Guide_English [FOR REPRODUCTION].pdf
01-Introduction-to-Information-Management.pdf
grade 11-chemistry_fetena_net_5883.pdf teacher guide for all student
2.FourierTransform-ShortQuestionswithAnswers.pdf
Orientation - ARALprogram of Deped to the Parents.pptx
Chinmaya Tiranga quiz Grand Finale.pdf
IMMUNITY IMMUNITY refers to protection against infection, and the immune syst...
VCE English Exam - Section C Student Revision Booklet
Black Hat USA 2025 - Micro ICS Summit - ICS/OT Threat Landscape
Abdominal Access Techniques with Prof. Dr. R K Mishra
Computing-Curriculum for Schools in Ghana
A systematic review of self-coping strategies used by university students to ...
Lesson notes of climatology university.

Digital logic and design's Lab 4 nand

  • 1. DLD lab 4 Digital Logic and Design F. Ansari
  • 2. Lab. No. 5 Objective: To perform operation of NAND gate according to NAND gate truth table using IC 74LS00 Apparatus: 1. IC 74LS00 2. Wires 3. Cutter 4. AM 2001 Trainer Integrated Circuit (IC): AM Trainer 2001: 74LS00
  • 3. Truth Table of OR gate: Truth table Inputs Output A B C = A . B 0 0 1 0 1 1 1 0 1 1 1 0 Procedure: 1. I took wires and cut them with the help of cutter. 2. I connect the IC on the breadboard. 3. I took a wire (white) and connect it at 7 pin and grounded it. 4. I connect two wires (Orange and blue) at pin 1 and 2 and connected it to switches S2 and S3. 5. Then I connected one end of brown wire with pin 3 to get output and other end with LED (l4) 6. Then we give power supply through pin 14 with the help of another wire (green) which is +5V 7. Now we started giving inputs through switches S2 and S3 respectively. 8. Firstly, we give 1 input to switch S2 and 0 input to switch S3, and as a result we get LED (L4) turn on, which indicates that we get output 1. 9. Secondly, we give 0 input to switch S2 and 1 input to switch S3, and as a result we get LED (L4) turn on, which indicates that we get output 1. 10. Thirdly, we give 1 input to switch S2 as well as 1 input to switch S3, and as a result we get LED (L4) turn on, which indicates that we get output 0. 11. At the end, we give 0 input to switch S2 as well as 0 input to switch S3, and as a result we get LED (L4) remains turn off, which indicates that we get output 1. Result: Hence I verified the truth table of NAND gate using IC 74LS00.