CSE 307 - Microprocessor
Mohd. Moinul Hoque, Lecturer, Dept of CSE , AUST
16Bit Microprocessor : 8086
Features of 8086
- 8086 is a 16bit processor. It’s ALU, internal registers works with 16bit binary
word
- 8086 has a 16bit data bus. It can read or write data to a memory/port either 16bits
or 8 bit at a time
- 8086 has a 20bit address bus which means, it can address upto 220
= 1MB memory
location
- Frequency range of 8086 is 6-10 MHz
Data Read/Write process from /To Memory
Word Read
- Each of 1 MB memory address of 8086 represents a byte wide location
- 16bit words will be stored in two consecutive Memory location
- If first byte of the data is stored at an even address , 8086 can read the entire
word in one operation.
o For example if the 16 bit data is stored at even address 00520H is 2607
MOV BX, [00520]
8086 reads the first byte and stores the data in BL and reads the 2nd
byte
and stores the data in BH
BL (00520)
BH (00521)
- If the first byte of the data is stored at an ODD address, 8086 needs two operation
to read the 16 bit data
o For example if the 16 bit data is stored at even address 00521H is F520
MOV BX, [00521]
In first operation , 8086 reads the 16 bit data from the 00520 location and
stores the data of 00521 location in register BL and discards the data of
00520 location
CSE 307 - Microprocessor
Mohd. Moinul Hoque, Lecturer, Dept of CSE , AUST
In 2nd
operation, 8086 reads the 16 bit data from the 00522 location and
stores the data of 00522 location in register BH and discards the data of
00523 location
BL (00521)
BH (00522)
Byte Read:
MOV BH, [Addr]
For Even Address:
Ex: MOV BH, [ 00520]
8086 reads the first byte from 00520 location and stores the data in BH and reads
the 2nd
byte from the 00521 location and ignores it
BH [ 00520]
For Odd Address
MOV BH, [Addr]
Ex: MOV BH, [ 00521]
8086 reads the first byte from 00520 location and ignores it and reads the 2nd
byte
from the 00521 location and stores the data in BH
BH [ 00521]
CSE 307 - Microprocessor
Mohd. Moinul Hoque, Lecturer, Dept of CSE , AUST
Registers of 8086
CSE 307 - Microprocessor
Mohd. Moinul Hoque, Lecturer, Dept of CSE , AUST
Important 8086 Pin Diagram/Description
AD15±AD0
ADDRESS DATA BUS: These lines constitute the time multiplexed
memory/IO address and data bus.
ALE
Address Latch Enable. A HIGH on this line causes the lower order 16bit address bus to be
latched that stores the addresses and then, the lower order 16bit of the address bus can be used
as data bus.
READY
READY is the acknowledgement from the addressed memory or I/O device that it will complete
the data transfer.
INTR
INTERRUPT REQUEST: is a level triggered input which is sampled during the last clock cycle of
each instruction to determine if the processor should enter into an interrupt acknowledge
operation. A subroutine is vectored to via an interrupt vector lookup table located in system
memory. It can be internally masked by software resetting the interrupt enable bit. INTR is
internally synchronized. This signal is active HIGH.
INTA
Interrupt Acknowledge from the MP
CSE 307 - Microprocessor
Mohd. Moinul Hoque, Lecturer, Dept of CSE , AUST
NMI
NON-MASKABLE INTERRUPT: an edge triggered input which causes
an interrupt request to the MP. A subroutine is vectored to via an interrupt vector
lookup table located in system memory. NMI is not maskable internally
by software.
RESET: causes the processor to immediately terminate its present
activity. The signal must be active HIGH for at least four clock cycles. It
restarts execution
MN/MX
MINIMUM/MAXIMUM: indicates what mode the processor is to operate in. The two modes are
discussed in the following sections.
M/IO : Differentiate between the Memory and I/O operation. A LOW on this pin indicated I/O
operation and a HIGH indicated a Memory Operation
HOLD : The 8086 has a pin called HOLD. This pin is used by external devices to gain control of
the busses.
HLDA :
When the HOLD signal is activated by an external device, the 8086 stops executing instructions
and stops using the busses. This would allow external devices to control the information on the
8086 MINIMUM AND MAXIMUM MODES of operation
MN/MX
• Minimum mode The 8086 processor works in a single processor environment.
All control signals for memory and I/O are generated by the microprocessor.
• Maximum mode is designed to be used when a coprocessor exists in the system.
• 8086 works in a multiprocessor environment. Control signals for memory and
I/O are generated by an external BUS Controller.
CSE 307 - Microprocessor
Mohd. Moinul Hoque, Lecturer, Dept of CSE , AUST
Data Transfer Between CPU and the Memory
Memory Write:
Byte Transfer: move BYTEPTR ds : [SI], 37H
Word Transfer: move WORDPTR ds : [SI], 1237H
Memory Read:
Byte Transfer: move al, BYTEPTR ds : [SI]
Transfers data from the physical memory address calculated using ds and [SI] to register
AL ( Lower byte of AX Register)
Word Transfer: move ax, WORDPTR ds : [SI]
Transfers data from the physical memory address calculated using ds and [SI] to register
AL ( Lower byte of AX Register) and the next byte from the next memory location
calculated as ds:[SI +1] is transferred to AH ( Higher byte of AX Register)
Memory operation through ax Register
Write:
MOV AX , 1234H
MOV WORDPTR ds: [SI], ax
Ds: 0000H
SI: 0500H
Physical Address: 00000+0500= 00500 H
The instruction transfers
34 00500H
12 00501H
Read:
MOV ax, WORDPTR ds: [SI]
Ds: 0000H
SI: 0500H
Physical Address: 00000+0500= 00500 H
CSE 307 - Microprocessor
Mohd. Moinul Hoque, Lecturer, Dept of CSE , AUST
The instruction transfers
AL (00500)
AH (00501)
Data Transfer Between CPU and the Port
Port addresses in 8086 are assigned either 8bit port address or 16 bit address
For a Port with 8bit port address:
Read Operation:
IN Padr where Padr is the 8bit Port address
Ex: IN 20H
The instruction transfers data byte from the 8bit port address 20H to register AL
Write Operation:
OUT Padr where Padr is the 8bit Port address
Ex: OUT 20H
The instruction transfers data byte from AL to the 8bit port address 20H .
For a Port with 16bit port address:
DX register is used to hold the Port address
Read Operation:
Example:
Mov DX, 4000H
IN al, DX
The instruction transfers data byte from 16bit port address 4000H contained in
DX register to AL.
CSE 307 - Microprocessor
Mohd. Moinul Hoque, Lecturer, Dept of CSE , AUST
Write Operation:
Example:
MOV AL, 10H
MOV DX, 4000H
OUT DX, al
The instruction transfers data byte 10H from register AL to 16bit port address
4000H contained in DX

More Related Content

PPSX
Architecture of 8086
PPT
PPTX
8086 architecture
PPTX
Presentation on 8086 microprocessor
DOCX
8086 Architecture
PPTX
Presentation on 8086 Microprocessor
PPTX
8086 memory segmentation
PPT
1326 Introduction To 8086 Microprocessor
Architecture of 8086
8086 architecture
Presentation on 8086 microprocessor
8086 Architecture
Presentation on 8086 Microprocessor
8086 memory segmentation
1326 Introduction To 8086 Microprocessor

What's hot (19)

PPTX
8086 microprocessor-architecture
PPTX
Memory Segmentation of 8086
PPTX
Microprocessor 8086
PPTX
Minimum Modes and Maximum Modes of 8086 Microprocessor
PPTX
8086 architecture By Er. Swapnil Kaware
PDF
Cs14 406 mod1
PPTX
Interfacing memory with 8086 microprocessor
DOC
8086 class notes-Y.N.M
PPTX
8086 module 1 & 2 work
PPTX
8086 in minimum mode
DOC
8086 Microprocessor(Visit Munnuz Co Cc)
PPTX
8086 Microprocessor powerpoint
PPT
8086-microprocessor
PDF
8086 conti
PPTX
Signal descriptors of 8086
PPTX
Pin digram of 8086
 
PPT
8086 microprocessor introduction
PPTX
31. 8086 addressing modes
8086 microprocessor-architecture
Memory Segmentation of 8086
Microprocessor 8086
Minimum Modes and Maximum Modes of 8086 Microprocessor
8086 architecture By Er. Swapnil Kaware
Cs14 406 mod1
Interfacing memory with 8086 microprocessor
8086 class notes-Y.N.M
8086 module 1 & 2 work
8086 in minimum mode
8086 Microprocessor(Visit Munnuz Co Cc)
8086 Microprocessor powerpoint
8086-microprocessor
8086 conti
Signal descriptors of 8086
Pin digram of 8086
 
8086 microprocessor introduction
31. 8086 addressing modes
Ad

Similar to 8086 microprocessor (20)

PDF
Microprocessor.pdf
PDF
Microprocessor module 4.pdfbabssbabanjxnsb
PPTX
Lecture 28 , 29 & 30(instruction set & addressing mode of 8086.pptx
PPTX
mpmc.pptxUNIT 5 FPGA DESIGN r16.pptxUNIT 5 FPGA DESIGN r16.pptx
PPTX
4-ADDRESSING_MODES_E logic circuits.pptx
PPTX
8086 microprocessor pptx JNTUH ece 3rd year
PPTX
Chapter 2 and 3 8086,8088 architecture and HW specification.pptx
PPTX
8086 Micro-processor and MDA 8086 Trainer Kit
PPTX
Introduction of 8086 micro processor .
PDF
8086 Architecture, Pin diagram, Addressing modes (3).pdf
PPT
PPT
8086 Microprocessor and Microcontroller.ppt
PPT
ADDRESSING MODES in 8086 MICROPROCESSOR.ppt
PDF
CSN221_Lec_27 Computer Architecture and Microprocessor
PPTX
Chapter 1 archietecture of 8086
PPT
Students corner131
PPTX
02 Addressing Modes.pptx
PPTX
Memory sementation sem
PPT
8086 ppt.ppt full understanding of micro
Microprocessor.pdf
Microprocessor module 4.pdfbabssbabanjxnsb
Lecture 28 , 29 & 30(instruction set & addressing mode of 8086.pptx
mpmc.pptxUNIT 5 FPGA DESIGN r16.pptxUNIT 5 FPGA DESIGN r16.pptx
4-ADDRESSING_MODES_E logic circuits.pptx
8086 microprocessor pptx JNTUH ece 3rd year
Chapter 2 and 3 8086,8088 architecture and HW specification.pptx
8086 Micro-processor and MDA 8086 Trainer Kit
Introduction of 8086 micro processor .
8086 Architecture, Pin diagram, Addressing modes (3).pdf
8086 Microprocessor and Microcontroller.ppt
ADDRESSING MODES in 8086 MICROPROCESSOR.ppt
CSN221_Lec_27 Computer Architecture and Microprocessor
Chapter 1 archietecture of 8086
Students corner131
02 Addressing Modes.pptx
Memory sementation sem
8086 ppt.ppt full understanding of micro
Ad

More from edwardkiwalabye1 (7)

PDF
Pdf micro
DOCX
PDF
Intrl 8086 instruction set
PDF
Intel architectuer
PDF
Describr the features of pentium microppr
PDF
80486 micr
PDF
Pdf micro
Intrl 8086 instruction set
Intel architectuer
Describr the features of pentium microppr
80486 micr

Recently uploaded (20)

PPTX
Share_Module_2_Power_conflict_and_negotiation.pptx
PDF
MBA _Common_ 2nd year Syllabus _2021-22_.pdf
PDF
Vision Prelims GS PYQ Analysis 2011-2022 www.upscpdf.com.pdf
PDF
Uderstanding digital marketing and marketing stratergie for engaging the digi...
PPTX
Unit 4 Computer Architecture Multicore Processor.pptx
PPTX
CHAPTER IV. MAN AND BIOSPHERE AND ITS TOTALITY.pptx
PPTX
Chinmaya Tiranga Azadi Quiz (Class 7-8 )
PDF
OBE - B.A.(HON'S) IN INTERIOR ARCHITECTURE -Ar.MOHIUDDIN.pdf
PDF
Τίμαιος είναι φιλοσοφικός διάλογος του Πλάτωνα
PDF
advance database management system book.pdf
PDF
Trump Administration's workforce development strategy
PDF
IGGE1 Understanding the Self1234567891011
PDF
medical_surgical_nursing_10th_edition_ignatavicius_TEST_BANK_pdf.pdf
PPTX
Introduction to pro and eukaryotes and differences.pptx
PDF
Hazard Identification & Risk Assessment .pdf
PDF
HVAC Specification 2024 according to central public works department
PDF
BP 704 T. NOVEL DRUG DELIVERY SYSTEMS (UNIT 2).pdf
PDF
What if we spent less time fighting change, and more time building what’s rig...
PDF
International_Financial_Reporting_Standa.pdf
PDF
Complications of Minimal Access-Surgery.pdf
Share_Module_2_Power_conflict_and_negotiation.pptx
MBA _Common_ 2nd year Syllabus _2021-22_.pdf
Vision Prelims GS PYQ Analysis 2011-2022 www.upscpdf.com.pdf
Uderstanding digital marketing and marketing stratergie for engaging the digi...
Unit 4 Computer Architecture Multicore Processor.pptx
CHAPTER IV. MAN AND BIOSPHERE AND ITS TOTALITY.pptx
Chinmaya Tiranga Azadi Quiz (Class 7-8 )
OBE - B.A.(HON'S) IN INTERIOR ARCHITECTURE -Ar.MOHIUDDIN.pdf
Τίμαιος είναι φιλοσοφικός διάλογος του Πλάτωνα
advance database management system book.pdf
Trump Administration's workforce development strategy
IGGE1 Understanding the Self1234567891011
medical_surgical_nursing_10th_edition_ignatavicius_TEST_BANK_pdf.pdf
Introduction to pro and eukaryotes and differences.pptx
Hazard Identification & Risk Assessment .pdf
HVAC Specification 2024 according to central public works department
BP 704 T. NOVEL DRUG DELIVERY SYSTEMS (UNIT 2).pdf
What if we spent less time fighting change, and more time building what’s rig...
International_Financial_Reporting_Standa.pdf
Complications of Minimal Access-Surgery.pdf

8086 microprocessor

  • 1. CSE 307 - Microprocessor Mohd. Moinul Hoque, Lecturer, Dept of CSE , AUST 16Bit Microprocessor : 8086 Features of 8086 - 8086 is a 16bit processor. It’s ALU, internal registers works with 16bit binary word - 8086 has a 16bit data bus. It can read or write data to a memory/port either 16bits or 8 bit at a time - 8086 has a 20bit address bus which means, it can address upto 220 = 1MB memory location - Frequency range of 8086 is 6-10 MHz Data Read/Write process from /To Memory Word Read - Each of 1 MB memory address of 8086 represents a byte wide location - 16bit words will be stored in two consecutive Memory location - If first byte of the data is stored at an even address , 8086 can read the entire word in one operation. o For example if the 16 bit data is stored at even address 00520H is 2607 MOV BX, [00520] 8086 reads the first byte and stores the data in BL and reads the 2nd byte and stores the data in BH BL (00520) BH (00521) - If the first byte of the data is stored at an ODD address, 8086 needs two operation to read the 16 bit data o For example if the 16 bit data is stored at even address 00521H is F520 MOV BX, [00521] In first operation , 8086 reads the 16 bit data from the 00520 location and stores the data of 00521 location in register BL and discards the data of 00520 location
  • 2. CSE 307 - Microprocessor Mohd. Moinul Hoque, Lecturer, Dept of CSE , AUST In 2nd operation, 8086 reads the 16 bit data from the 00522 location and stores the data of 00522 location in register BH and discards the data of 00523 location BL (00521) BH (00522) Byte Read: MOV BH, [Addr] For Even Address: Ex: MOV BH, [ 00520] 8086 reads the first byte from 00520 location and stores the data in BH and reads the 2nd byte from the 00521 location and ignores it BH [ 00520] For Odd Address MOV BH, [Addr] Ex: MOV BH, [ 00521] 8086 reads the first byte from 00520 location and ignores it and reads the 2nd byte from the 00521 location and stores the data in BH BH [ 00521]
  • 3. CSE 307 - Microprocessor Mohd. Moinul Hoque, Lecturer, Dept of CSE , AUST Registers of 8086
  • 4. CSE 307 - Microprocessor Mohd. Moinul Hoque, Lecturer, Dept of CSE , AUST Important 8086 Pin Diagram/Description AD15±AD0 ADDRESS DATA BUS: These lines constitute the time multiplexed memory/IO address and data bus. ALE Address Latch Enable. A HIGH on this line causes the lower order 16bit address bus to be latched that stores the addresses and then, the lower order 16bit of the address bus can be used as data bus. READY READY is the acknowledgement from the addressed memory or I/O device that it will complete the data transfer. INTR INTERRUPT REQUEST: is a level triggered input which is sampled during the last clock cycle of each instruction to determine if the processor should enter into an interrupt acknowledge operation. A subroutine is vectored to via an interrupt vector lookup table located in system memory. It can be internally masked by software resetting the interrupt enable bit. INTR is internally synchronized. This signal is active HIGH. INTA Interrupt Acknowledge from the MP
  • 5. CSE 307 - Microprocessor Mohd. Moinul Hoque, Lecturer, Dept of CSE , AUST NMI NON-MASKABLE INTERRUPT: an edge triggered input which causes an interrupt request to the MP. A subroutine is vectored to via an interrupt vector lookup table located in system memory. NMI is not maskable internally by software. RESET: causes the processor to immediately terminate its present activity. The signal must be active HIGH for at least four clock cycles. It restarts execution MN/MX MINIMUM/MAXIMUM: indicates what mode the processor is to operate in. The two modes are discussed in the following sections. M/IO : Differentiate between the Memory and I/O operation. A LOW on this pin indicated I/O operation and a HIGH indicated a Memory Operation HOLD : The 8086 has a pin called HOLD. This pin is used by external devices to gain control of the busses. HLDA : When the HOLD signal is activated by an external device, the 8086 stops executing instructions and stops using the busses. This would allow external devices to control the information on the 8086 MINIMUM AND MAXIMUM MODES of operation MN/MX • Minimum mode The 8086 processor works in a single processor environment. All control signals for memory and I/O are generated by the microprocessor. • Maximum mode is designed to be used when a coprocessor exists in the system. • 8086 works in a multiprocessor environment. Control signals for memory and I/O are generated by an external BUS Controller.
  • 6. CSE 307 - Microprocessor Mohd. Moinul Hoque, Lecturer, Dept of CSE , AUST Data Transfer Between CPU and the Memory Memory Write: Byte Transfer: move BYTEPTR ds : [SI], 37H Word Transfer: move WORDPTR ds : [SI], 1237H Memory Read: Byte Transfer: move al, BYTEPTR ds : [SI] Transfers data from the physical memory address calculated using ds and [SI] to register AL ( Lower byte of AX Register) Word Transfer: move ax, WORDPTR ds : [SI] Transfers data from the physical memory address calculated using ds and [SI] to register AL ( Lower byte of AX Register) and the next byte from the next memory location calculated as ds:[SI +1] is transferred to AH ( Higher byte of AX Register) Memory operation through ax Register Write: MOV AX , 1234H MOV WORDPTR ds: [SI], ax Ds: 0000H SI: 0500H Physical Address: 00000+0500= 00500 H The instruction transfers 34 00500H 12 00501H Read: MOV ax, WORDPTR ds: [SI] Ds: 0000H SI: 0500H Physical Address: 00000+0500= 00500 H
  • 7. CSE 307 - Microprocessor Mohd. Moinul Hoque, Lecturer, Dept of CSE , AUST The instruction transfers AL (00500) AH (00501) Data Transfer Between CPU and the Port Port addresses in 8086 are assigned either 8bit port address or 16 bit address For a Port with 8bit port address: Read Operation: IN Padr where Padr is the 8bit Port address Ex: IN 20H The instruction transfers data byte from the 8bit port address 20H to register AL Write Operation: OUT Padr where Padr is the 8bit Port address Ex: OUT 20H The instruction transfers data byte from AL to the 8bit port address 20H . For a Port with 16bit port address: DX register is used to hold the Port address Read Operation: Example: Mov DX, 4000H IN al, DX The instruction transfers data byte from 16bit port address 4000H contained in DX register to AL.
  • 8. CSE 307 - Microprocessor Mohd. Moinul Hoque, Lecturer, Dept of CSE , AUST Write Operation: Example: MOV AL, 10H MOV DX, 4000H OUT DX, al The instruction transfers data byte 10H from register AL to 16bit port address 4000H contained in DX