SlideShare a Scribd company logo
2
Most read
3
Most read
LDD:
Created By: Kailas Kharse
Q1. Diff. Von-Neumann and Hardvard Architecture?
Ans:
Von -Neumann Hardward Architecture
Von -Neumann Hardward Architecture
The computer has single storage system(memory) for
storing data as well as program to be executed.
 Separate memories for data and instructions.
There is a single pathway used to move both data 
and instructions between memory, I/O and CPU
Two sets of address/data buses between CPU and 
memory
Processor needs two clock cycles to complete an 
instruction. Pipelining the instructions is not possible
with this architecture.
Processor can complete an instruction in one cycle if 
appropriate pipelining strategies are implemented.
Less no of control signals More no of control signal.
Data Transfer and Instruction Fetch must be 
scheduled­ They cannot be performed at same tiem
Data Transfer to be performed Simultiniouly on both 
the buses
Q2. Difference Between RISC and CISC?
Ans:
CISC RISC
CISC – Complex Instruction Set Computing. RISC – Reduced Instruction Set Computing.
Large no. of instructions, each carry out a different
permutation of the same operation.
The instructions are at as bare a minimum as possible.
Instructions which support some complex operations
are made available by the processor’s designer.
The user needs to design (through software) some
complex operations by them selves.
Software burden is less. Software burden is more.
Instruction decoding unit size is more. Instruction decoding unit size is less comparatively.
Power Consumption is more. Power consumption is less comparatively.
Less no. of internal CPU registers. More no. of internal CPU registers.
Hence processing is memory intensive. Hence processing is register intensive.
Hence impacts CPU operations speed because of
frequent memory device’s (slow) access.
Has a positive impact on CPU’s processing speed
comparitively.
Instructions sizes and machine cycles required for
executions vary.
Mostly instructions sizes and machine cycles required for
execution is same.
CISC RISC
Preferable for Complex applications,where power
consumption & efficiency can be sidelined.
Preferable for applications which need to save power and
CPU having efficiency.
Many Address Modes are available. Few Addressing modes.
Q3. Difference Between Micro-Processor and Micro-Controller?
Ans:
Micro-Processor Micro-Controller
A microprocessor is a general purpose central
processing unit of a digital computer.
(A chip on a computer)
A micro controller is a true computer on a chip.
(A computer on a chip)
Processors have most of their opcodes moving data
from external memory to the CPU.
Generally controllers move data and code from
internal memory to ALU.
The architecture uses data lines more than control
lines.
The architecture uses control lines more that data
lines.
No RAM and ROM on the chip RAM and ROM along with processor are present
It has single or dual bit instructions It has multi bit instructions
Access time to memory and I/O devices is high Access time to memory and I/O devices is less
Less number of pins are multiplexed More number of pins are multiplexed
Consists of single memory map for data and code Consists of separate memory map for data and code
High clock frequency Low clock frequency
External peripheral are to interfaced to enhance
functionality
These are application specific and so no need of
external peripherals
Micro-Processor Micro-Controller
Can perform all the computation in any field Can perform only a specific task
Cost is high Cost is low
I/O communication needs external peripherals I/O communication ports are inbuilt
Serial communication is not possible Serial communication ports are inbuilt
Boolean operations cannot be performed directly Boolean operations can be performed directly
Q4. Difference between I/O Mapped I/O and Memory Mapped I/O?
Ans:
Memory Mapped I/O I/O Mapped I/O
Memory Mapped I/O is mapped into the same
address space as program memory and/or user
memory, and is accessed in the same way.
I/O Mapped I/O uses a separate, dedicated
address space and is accessed via a dedicated
set of microprocessor instructions.
Same address bus to address memory and I/O
devices
Different address spaces for memory and I/O
devices
Access to the I/O devices using regular
instructions
Uses a special class of CPU instructions to
access I/O devices
Most widely used I/O method MEMR`, MEMW`. IOR`,IOW`,MEMR`,MEMW`
Specific Purpose Application Genereral Purpose Application
No IN and OUT instructions Saperate IO peripherial instructions IN and OUT
More Decoding is required Less decoding is required
Processor provides more address lines for
accessing memory
Processor provides saperate address range for
memory and I/O.
$cat /proc/iomemory $cat /proc/ioports

More Related Content

PDF
Introduction to ARM LPC2148
PPTX
RISC Vs CISC, Harvard v/s Van Neumann
DOC
PIC MICROCONTROLLERS -CLASS NOTES
PDF
Registers and counters
PPTX
ARM Processor
PDF
ARM CORTEX M3 PPT
PPT
Memory & I/O interfacing
PPTX
Architecture of 8051
Introduction to ARM LPC2148
RISC Vs CISC, Harvard v/s Van Neumann
PIC MICROCONTROLLERS -CLASS NOTES
Registers and counters
ARM Processor
ARM CORTEX M3 PPT
Memory & I/O interfacing
Architecture of 8051

What's hot (20)

PDF
Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...
PPTX
Introduction to arm processor
PPT
Master synchronous serial port (mssp)
PPTX
Microcontroller 8096
PDF
Delays in verilog
PPTX
8051 Microcontroller PPT's By Er. Swapnil Kaware
PPTX
PDF
Logic Synthesis
PDF
Unit II Arm7 Thumb Instruction
PPTX
8255 PPI
PPT
Microprocessor ppt
PPTX
SYBSC IT SEM IV EMBEDDED SYSTEMS UNIT I Core of Embedded Systems
PPTX
Instruction Set Architecture
PPTX
Target hardware debugging
PPTX
Memories in digital electronics
PPTX
Direct memory access (dma)
PPT
8086 microprocessor assembler directives.ppt
PPT
Timing diagram 8085 microprocessor
PPTX
Hardware Multi-Threading
PPTX
Introduction to FPGAs
Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...
Introduction to arm processor
Master synchronous serial port (mssp)
Microcontroller 8096
Delays in verilog
8051 Microcontroller PPT's By Er. Swapnil Kaware
Logic Synthesis
Unit II Arm7 Thumb Instruction
8255 PPI
Microprocessor ppt
SYBSC IT SEM IV EMBEDDED SYSTEMS UNIT I Core of Embedded Systems
Instruction Set Architecture
Target hardware debugging
Memories in digital electronics
Direct memory access (dma)
8086 microprocessor assembler directives.ppt
Timing diagram 8085 microprocessor
Hardware Multi-Threading
Introduction to FPGAs
Ad

Similar to Difference Between CISC RISC, Harward & Von-neuman (20)

PDF
E-Note_19681_Content_Document_20240512114009AM.pdf
PPTX
Operating System introduction topics for beginners
PPT
Microprocessor
PPT
Module-01 8051 Microcontroller for engineering
PPT
Module-01 8051 Microcontroller presentation
PPTX
Lect 1 Into.pptx
PDF
microprocessormicrocontrollerbysanat-140107013112-phpapp02.pdf
PPTX
MICROPROCESSOR_Notes.pptx
PPTX
M&i(lec#01)
PPTX
Instructions, Instruction set and its types
PDF
Bca examination 2015 csa
PDF
Embedded systems introduction
PPTX
MCI-Unit_1.PPTX electronics communication Engineering
DOCX
PPTX
Microcontroller architecture
PPT
Microprocessor & microcontroller
PPTX
introduction to embedded-converted new one
PPT
Ppt embedded
DOC
Qb microprocessors
PDF
Microprocessor note
E-Note_19681_Content_Document_20240512114009AM.pdf
Operating System introduction topics for beginners
Microprocessor
Module-01 8051 Microcontroller for engineering
Module-01 8051 Microcontroller presentation
Lect 1 Into.pptx
microprocessormicrocontrollerbysanat-140107013112-phpapp02.pdf
MICROPROCESSOR_Notes.pptx
M&i(lec#01)
Instructions, Instruction set and its types
Bca examination 2015 csa
Embedded systems introduction
MCI-Unit_1.PPTX electronics communication Engineering
Microcontroller architecture
Microprocessor & microcontroller
introduction to embedded-converted new one
Ppt embedded
Qb microprocessors
Microprocessor note
Ad

Recently uploaded (20)

PPTX
Introduction_to_Human_Anatomy_and_Physiology_for_B.Pharm.pptx
PDF
Module 4: Burden of Disease Tutorial Slides S2 2025
PDF
Supply Chain Operations Speaking Notes -ICLT Program
PPTX
Cell Types and Its function , kingdom of life
PDF
STATICS OF THE RIGID BODIES Hibbelers.pdf
PDF
01-Introduction-to-Information-Management.pdf
PPTX
PPH.pptx obstetrics and gynecology in nursing
PDF
3rd Neelam Sanjeevareddy Memorial Lecture.pdf
PDF
RMMM.pdf make it easy to upload and study
PPTX
Pharmacology of Heart Failure /Pharmacotherapy of CHF
PDF
102 student loan defaulters named and shamed – Is someone you know on the list?
PDF
grade 11-chemistry_fetena_net_5883.pdf teacher guide for all student
PPTX
Final Presentation General Medicine 03-08-2024.pptx
PPTX
Pharma ospi slides which help in ospi learning
PDF
The Lost Whites of Pakistan by Jahanzaib Mughal.pdf
PDF
O7-L3 Supply Chain Operations - ICLT Program
PDF
BÀI TẬP BỔ TRỢ 4 KỸ NĂNG TIẾNG ANH 9 GLOBAL SUCCESS - CẢ NĂM - BÁM SÁT FORM Đ...
PDF
Basic Mud Logging Guide for educational purpose
PDF
VCE English Exam - Section C Student Revision Booklet
PPTX
Lesson notes of climatology university.
Introduction_to_Human_Anatomy_and_Physiology_for_B.Pharm.pptx
Module 4: Burden of Disease Tutorial Slides S2 2025
Supply Chain Operations Speaking Notes -ICLT Program
Cell Types and Its function , kingdom of life
STATICS OF THE RIGID BODIES Hibbelers.pdf
01-Introduction-to-Information-Management.pdf
PPH.pptx obstetrics and gynecology in nursing
3rd Neelam Sanjeevareddy Memorial Lecture.pdf
RMMM.pdf make it easy to upload and study
Pharmacology of Heart Failure /Pharmacotherapy of CHF
102 student loan defaulters named and shamed – Is someone you know on the list?
grade 11-chemistry_fetena_net_5883.pdf teacher guide for all student
Final Presentation General Medicine 03-08-2024.pptx
Pharma ospi slides which help in ospi learning
The Lost Whites of Pakistan by Jahanzaib Mughal.pdf
O7-L3 Supply Chain Operations - ICLT Program
BÀI TẬP BỔ TRỢ 4 KỸ NĂNG TIẾNG ANH 9 GLOBAL SUCCESS - CẢ NĂM - BÁM SÁT FORM Đ...
Basic Mud Logging Guide for educational purpose
VCE English Exam - Section C Student Revision Booklet
Lesson notes of climatology university.

Difference Between CISC RISC, Harward & Von-neuman

  • 1. LDD: Created By: Kailas Kharse Q1. Diff. Von-Neumann and Hardvard Architecture? Ans: Von -Neumann Hardward Architecture Von -Neumann Hardward Architecture The computer has single storage system(memory) for storing data as well as program to be executed.  Separate memories for data and instructions. There is a single pathway used to move both data  and instructions between memory, I/O and CPU Two sets of address/data buses between CPU and  memory Processor needs two clock cycles to complete an  instruction. Pipelining the instructions is not possible with this architecture. Processor can complete an instruction in one cycle if  appropriate pipelining strategies are implemented. Less no of control signals More no of control signal. Data Transfer and Instruction Fetch must be  scheduled­ They cannot be performed at same tiem Data Transfer to be performed Simultiniouly on both  the buses Q2. Difference Between RISC and CISC? Ans: CISC RISC CISC – Complex Instruction Set Computing. RISC – Reduced Instruction Set Computing. Large no. of instructions, each carry out a different permutation of the same operation. The instructions are at as bare a minimum as possible. Instructions which support some complex operations are made available by the processor’s designer. The user needs to design (through software) some complex operations by them selves. Software burden is less. Software burden is more. Instruction decoding unit size is more. Instruction decoding unit size is less comparatively. Power Consumption is more. Power consumption is less comparatively. Less no. of internal CPU registers. More no. of internal CPU registers. Hence processing is memory intensive. Hence processing is register intensive. Hence impacts CPU operations speed because of frequent memory device’s (slow) access. Has a positive impact on CPU’s processing speed comparitively. Instructions sizes and machine cycles required for executions vary. Mostly instructions sizes and machine cycles required for execution is same.
  • 2. CISC RISC Preferable for Complex applications,where power consumption & efficiency can be sidelined. Preferable for applications which need to save power and CPU having efficiency. Many Address Modes are available. Few Addressing modes. Q3. Difference Between Micro-Processor and Micro-Controller? Ans: Micro-Processor Micro-Controller A microprocessor is a general purpose central processing unit of a digital computer. (A chip on a computer) A micro controller is a true computer on a chip. (A computer on a chip) Processors have most of their opcodes moving data from external memory to the CPU. Generally controllers move data and code from internal memory to ALU. The architecture uses data lines more than control lines. The architecture uses control lines more that data lines. No RAM and ROM on the chip RAM and ROM along with processor are present It has single or dual bit instructions It has multi bit instructions Access time to memory and I/O devices is high Access time to memory and I/O devices is less Less number of pins are multiplexed More number of pins are multiplexed Consists of single memory map for data and code Consists of separate memory map for data and code High clock frequency Low clock frequency External peripheral are to interfaced to enhance functionality These are application specific and so no need of external peripherals
  • 3. Micro-Processor Micro-Controller Can perform all the computation in any field Can perform only a specific task Cost is high Cost is low I/O communication needs external peripherals I/O communication ports are inbuilt Serial communication is not possible Serial communication ports are inbuilt Boolean operations cannot be performed directly Boolean operations can be performed directly Q4. Difference between I/O Mapped I/O and Memory Mapped I/O? Ans: Memory Mapped I/O I/O Mapped I/O Memory Mapped I/O is mapped into the same address space as program memory and/or user memory, and is accessed in the same way. I/O Mapped I/O uses a separate, dedicated address space and is accessed via a dedicated set of microprocessor instructions. Same address bus to address memory and I/O devices Different address spaces for memory and I/O devices Access to the I/O devices using regular instructions Uses a special class of CPU instructions to access I/O devices Most widely used I/O method MEMR`, MEMW`. IOR`,IOW`,MEMR`,MEMW` Specific Purpose Application Genereral Purpose Application No IN and OUT instructions Saperate IO peripherial instructions IN and OUT More Decoding is required Less decoding is required Processor provides more address lines for accessing memory Processor provides saperate address range for memory and I/O. $cat /proc/iomemory $cat /proc/ioports